

UNITED STATES PATENT AND TRADEMARK OFFICE



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS PO Box 1450 Alexandra, Viginia 22313-1450 www.sppc.gcv

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/075,659	02/13/2002	Larry Eugene Mosley	884.209US2	9886
21186 7	590 07/30/2003			
SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.			EXAMINER	
P.O. BOX 2938 MINNEAPOLI	8 IS, MN 55402		VIGUSHIN, JOHN B	
			ART UNIT	PAPER NUMBER
			2827	

DATE MAILED: 07/30/2003

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)				
	10/075,659	MOSLEY, LARRY EUGENE				
Office Action Summary	Examiner	Art Unit				
	John B. Vigushin	2827				
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply						
A SHORTENED STATUTORY PERIOD FOR REPLY THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply - If NO period for reply is specified above, the maximum statutory period v - Failure to reply within the set or extended period for reply will, by statute, - Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b). Status	36(a). In no event, however, may a reply be ti within the statutory minimum of thirty (30) da will apply and will expire SIX (6) MONTHS fron cause the application to become ABANDON	mely filed ys wilf be considered timely. n the mailing date of this communication. ED (35 U.S.C. § 133).				
1) Responsive to communication(s) filed on 05 A	<u>flay 2003</u> .					
2a)⊠ This action is FINAL . 2b)□ Th	is action is non-final.					
3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213. Disposition of Claims						
4) Claim(s) <u>13-16, 18-23 and 30-40</u> is/are pending	g in the application.					
4a) Of the above claim(s) is/are withdrawn from consideration.						
5) Claim(s) is/are allowed.						
6)⊠ Claim(s) <u>13,14,16,18-23 and 39</u> is/are rejected.						
7) Claim(s) 15,30-38 and 40 is/are objected to.						
8) Claim(s) are subject to restriction and/or election requirement.						
Application Papers						
9)☐ The specification is objected to by the Examiner.						
10)⊠ The drawing(s) filed on <u>13 February 2002</u> is/are: a)⊠ accepted or b)□ objected to by the Examiner.						
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
11) The proposed drawing correction filed on is: a) approved b) disapproved by the Examiner.						
If approved, corrected drawings are required in reply to this Office action.						
12) The oath or declaration is objected to by the Examiner.						
Priority under 35 U.S.C. §§ 119 and 120						
13) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).						
a) ☐ All b) ☐ Some * c) ☐ None of:						
1. Certified copies of the priority documents have been received.						
2. Certified copies of the priority documents have been received in Application No						
 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 						
<u> </u>						
14) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).a) ☐ The translation of the foreign language provisional application has been received.						
15)⊠ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.						
Attachment(s)						
 Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO-948) Information Disclosure Statement(s) (PTO-1449) Paper No(s) <u>05</u> 	5) Notice of Informal	y (PTO-413) Paper No(s) Patent Application (PTO-152)				
S. Patent and Trademark Office PTO-326 (Rev. 04-01) Office Act	ion Summary	Part of Paper No. 0703				

DETAILED ACTION

 The present Office Action is responsive to Applicant's Amendment filed May 05, 2003 (Certificate of Mailing date: April 27, 2003). The Examiner acknowledges the amendments to Claims 16, 16 and 18 and the addition of new Claims 30-40.
 Accordingly, Claims 13-16, 18-23 and 30-40 are now pending in the instant amended Application.

Claim Objections

Claims 15, 33 and 34 are objected to because of the following informalities:
 In Claim 15, line 5: "cites" should be changed to --sites--.
 Claims 33 and 34 depend from Claim 15 and therefore inherit the defects of

Claim 15.

Appropriate correction is required.

Rejections Based On Prior Art

3. The following references were relied upon for the rejections hereinbelow:

Ahn et al. (US 6,274,937 B1)* Tosaki et al. (US 6,22,020 B1)*

Farooq et al. (US 6,228,682 B1)* Herrell et al. (US 6,191,479 B1)*

Bhatt et al. (US 6,178,093 B1) Giri et al. (US 6,037,044)*

Naito et al. (US 6,034,864)* Farooq et al. (US 6,023,407)*

Stone (US 5,530,288)*

*Already made of record in the instant Application.

Art Unit: 2827

Claim Rejections - 35 USC § 103

4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 5. Claims 13 and 14 are rejected under 35 U.S.C. 103(a) as being unpatentable over Herrell et al.

As to Claims 13 and 14:

I. Herrell et al. discloses: a die 11 including an electronic system (col.4: 17-20); a capacitor 17 (consisting of conductive layers 13 and 14 separated by dielectric layer 18) coupled to die 11, the capacitor 17 is capable of decoupling a power supply connection at the die without additional capacitors located external to the die (col.2: 43-48; col.3: 28-30 and 36-39; col.5: 21-33); a dielectric layer 12 located between the capacitor 17 and die 11. Dielectric layer 12--shown in Fig. 1 but not addressed in the description of the Fig. 1 embodiment--is evidently a dielectric (i.e., insulating) layer as is dielectric layer 15 in Fig. 1 (insulating layers 12 and 15 share the same hatching in Fig. 1), described in col.4: 38-42, and is analogous to the dielectric layer 22 described in the Fig. 2 embodiment in col.8: 60-64. In the Fig. 2 embodiment, vias extend respectively from each bump 26, through the dielectric layer 22, and therethrough to the capacitor electrodes 23 and 24 (col.8: 60-64) in order to connect the bumps 26 to the capacitor electrodes 23 and 24. The dielectric layer 22 *inherently* functions as a means of electrically isolating the vias from one another and providing mechanical support for the

vias. The vias extend through all conductive and dielectric layers in order to selectively establish the various connections between the circuitry on the active chip surface 21, the decoupling capacitor layers 23, 24 and bumps 26 (col.8: 65-col.9: 32). Analogously, vias extend through the layers of the Fig. 1 embodiment in order to connect capacitor electrodes 13, 14 of capacitor 17 to the active surface circuitry of die 11 (col.5: 34-col.6: 13), wherein the insulating layer 12, analogous to insulating layer 22, *inherently* functions as a means of electrically isolating the vias from one another and providing mechanical support for the vias. Moreover, layer 12 MUST be (i.e., is *inherently*) a dielectric layer; otherwise, the capacitor electrode 13 would be electrically "shorted" to the circuitry of the active surface of die 11, rendering non-functional the package of the Fig. 1 embodiment.

- II. Herrell et al. discloses a capacitor 17 with an "on-chip" thin-film structure formed on die 11 that enables an "extremely low inductance electrical pathway" between the capacitor 17 and die 11 (col.3: 36-39; col.4: 28-37) but is silent as to the specific dimensions of the capacitor 17 and the dielectric layers 12 and 15 that contain the vias that establish the connections between the capacitor 17, and die 11 and bumps 16, respectively (col.4: 60-64; col.5: 3-7).
- III. However, it would have been an obvious matter of engineering choice to one of ordinary skill in the art at the time the invention was made to set the thickness of dielectric layer 12 at less than about 0.1 mm from the die 11 (hence, the capacitor 17 would then be located less than about 0.1 mm from die 11), or, more specifically, between 0.05 mm and 0.1 mm, in order to place the capacitor 17 in close proximity to

the chip (col.4: 28-37) and thereby <u>inherently</u> provide, in the form of the vias, an electrical pathway between the capacitor 17 and die 11 that is short enough to enable an "extremely low inductance" in the resulting electrical connection therebetween, as explicitly taught by Herrell et al.,(col.3: 36-39) that is suitable for the required electrical application, and furthermore, because it has been held that where the general conditions of a claim are disclosed in the prior art, discovering the optimum or workable ranges involves only routine skill in the art. *In re Aller*, 105 USPQ 233.

- 6. Claim 16 is rejected under 35 U.S.C. 103(a) as being unpatentable over Farooq et al. (US 6,023,407) in view of Stone and Ahn et al.
- I. Farooq et al. discloses a capacitor (i.e., an interposer capacitor shown in Fig. 10), employed between a first die and a circuit card (Abstract, lines 1-3; col.1: 54-59), and having a first (upper) surface having a controlled collapse chip connection (C4) 12 coupled to the first die and a second (lower) surface having a C4 12 coupled to the circuit card (col.7: 48-53).
- II. Farooq et al. does not teach a second die to which the second (lower) surface of the (interposer) capacitor is coupled; rather, the second surface is coupled to the circuit card, as mentioned above. Hence, Farooq et al. also does not teach the special case wherein the first die includes the processor and the second die includes the communication system.
- IIIa. Stone discloses, in Fig. 2, a passive device interposer 100 which may be, inter alia, a capacitor interposer (col.6: 47-49 and 61-64) and further discloses that the

capacitor interposer 100 is employed between any two devices 31 and 33 which may be, *inter alia*, circuit cards or chips or any combination of devices (col.8: 26-38).

IIIb. Ahn et al. discloses, in Fig. 1, an interposer 30 having built-in capacitors 110 (col.7: 14-45) and further discloses that interposer 30 is employed between a first die 20 and a second die 22.

IV. Ahn et al. further discloses that the first die 20 and second die 22 may be a microprocessor (col.6: 12-15) or may include a communication system ((i.e., digital-based communication circuitry; col.6: 18-20), strongly suggesting throughout col.6: 12-30 that any combination of functionalities, e.g., a microprocessor and a communication system (digital-based communication circuitry) provided by first and second die 20 and 22, may be availed of the disclosed general packaging arrangement in Ahn et al., said packaging arrangement enabling the high Q values in the built-in capacitors and inductors which conduce to peak performance of the package in radio frequency applications (col.4: 29-45).

V. Since Farooq et al., Stone and Ahn et al. practice packaging electronic devices on capacitor interposers, wherein Stone teaches that the capacitor interposer may be employed between any two devices, including chips (e.g., IC dice), and Ahn et al. specifically teaches an embodiment wherein a capacitor interposer is employed between a first die and a second die, then the use of the capacitor interposer between a first die and a second die would have been readily recognized in the pertinent art of Farooq et al. as a functional application of the capacitor interposer.

VIa. Therefore, it would have been obvious to one of ordinary skill in the art at

the time the invention was made to modify the package of Farooq et al. by replacing the

circuit card with a second die, as taught by Stone and Ahn et al. in order to meet the

needs of a system that requires the benefit of noise decoupling or other filtering of

signals to and from a first and a second die connected to opposite sides of the capacitor

interposer, as taught by Stone and Ahn et al.

VIb. Furthermore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to further modify and enhance the functionality of Farooq et al., in view of Stone and Ahn et al., with an embodiment wherein the first die 20 (as shown in Ahn et al., Fig. 1) includes the disclosed microprocessor while the second die 22 (as shown in Ahn et al., Fig. 1) includes the disclosed communication system in communication applications requiring signal processing and the execution of instructions for computing and communication functions.

- 7. Claim 18 is rejected under 35 U.S.C. 103(a) as being unpatentable over Tosaki et al. in view of Naito et al. (in conjunction with Bhatt et al.) and Farooq et al. (US 6,228,682 B1).
- I. Tosaki et al. discloses, in Fig. 3: a substrate 3 having a first surface and a second surface; a die 2 coupled to the first surface; a capacitor 4 is coupled to the second surface by solder bumps 8B (col.10: 3-10) and is electrically coupled to die 2 through substrate 3 (col.8: 60-62 and 65-67; col.9: 2-8).

II. Tosaki et al. does not teach that capacitor 4 has a plurality of vias coupled to a plurality of conductive layers in the capacitor, and does not teach that the capacitor solder bumps 8B are C4 (controlled collapse chip connection) solder balls.

Illa1. Naito et al. discloses, in Figs. 1, 2 and 2A, a ceramic multilayer capacitor 36 (col.4: 65-col.6: 5) having a plurality of through holes 40, 41 coupled to conductive layers in the capacitor and to bumps 38, 39 on the outer surface 37 of capacitor 36 for connecting the capacitor 36 to a circuit substrate ensuring counter current flow in vias 40, 41, thereby reducing parasitic equivalent series inductance (ESL) (col.5: 12-18; col.9: 38-47).

Illa2. Naito et al. teaches that the through holes 40, 41 are filled with a conductive filler for establishing the interlayer connections but does not teach that the through holes 40, 41 are plated. However, Bhatt et al. teaches a multilayer ceramic circuit board with plated through holes 326, 328, 330 and 332 filled with a conductive filler. Since both Naito et al. and Bhatt et al. teach multilayer ceramic circuit substrates with through holes filled with conductive filler for establishing the interlayer connections, then plating the through holes 40, 41 of Naito et al., as taught by Bhatt et al., would have been readily recognized as a means for establishing connections between the lateral internal electrodes 33, 34 and the external electrodes 38, 39 in the pertinent art of Naito et al. Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to plate the through holes 40, 41 of Naito et al., as taught by Bhatt et al., in order to more reliably effect the connections between the lateral conductive electrode layers 33, 34 and the external electrodes 38, 39 in Naito et al.

Application/Control Number: 10/075,659

Art Unit: 2827

IIIb. Farooq et al. discloses, in Fig. 1, a capacitor 10 electrically coupled to substrate 50 by C4 bumps 40 (col.1: 25-28; col.4: 13-21).

IVa. Since Tosaki et al. and Naito et al. both teach capacitors coupled to the second surface of the substrate by bump connections, then the plurality of vias coupled to the conductive layers in the capacitor and coupled to the bumps on the outer surface of the capacitor to reduce parasitic ESL in the capacitor circuit by ensuring counter current flow in the vias, as taught by Naito et al., would have been readily recognized in the pertinent art of Tosaki et al.

IVb. Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the capacitor of Tosaki et al. by including a plurality of vias coupled to a plurality of layers in the capacitor and to the bumps on the external surface of the capacitor (that electrically couple the capacitor to the substrate) in order to reduce the parasitic ESL contribution of the capacitor to the system circuit, as taught by Naito et al.

Va. Since Tosaki et al. and Farooq et al. both teach solder bump connections on the capacitor for coupling the capacitor to the substrate, then the use of C4 bumps, as taught by Farooq et al., for the purpose of obtaining a highly reliable coupling of capacitor to substrate, would have been readily recognized in the pertinent art of Tosaki et al.

Vb. Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the capacitor solder bumps of Tosaki et al. with

Art Unit: 2827

the C4 capacitor solder bumps of Farooq et al. that use the C4 technology to obtain a highly reliable coupling of the capacitor to the substrate, as taught in Farooq et al.

8. Claims 19 and 20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Tosaki in view of Naito et al. (in conjunction with Bhatt et al.) and Farooq et al. (US 6,228,682 B1), as applied to Claim 18 above, and further in view of Ahn et al.

A) <u>As to Claim 19</u>:

- I. Modified Tosaki et al. teaches a CMOS-based die 2 mounted to interposer substrate 3 (col.1: 10-13; col.4: 60-61) but does not teach does not teach a specific type of die 2.
- II. Ahn et al. discloses an interposer substrate 10 with CMOS based dice 20, 22 mounted thereon, wherein one of the die 20 and die 22 is a microprocessor (col.6: 12-15).
- III. Since modified Tosaki et al. and Ahn et al. mount a die to an interposer, the use of a processor die, as taught by Ahn et al., would have been readily recognized as a useful and necessary component in certain electronic applications of modified Tosaki et al.
- IV. Therefore it would have been obvious to one of ordinary skill in the art at the time the invention was made to further modify Tosaki et al. by having a processor die stand in as die 2 in Tosaki et al. in order to meet the needs of certain electronic applications that require computer functions, as taught by Ahn et al.

B) *As to Claim 20*:

Art Unit: 2827

I. Modified Tosaki et al. discloses, in Fig. 3, a capacitor 4 is electrically coupled to die 2 through the wiring of substrate 3, wherein capacitor 4 is mounted in a cavity 5 of substrate 3 in order that the wiring distance between the capacitor 4 and die 2 is as short as possible, thus reducing parasitic induction in the capacitor (col.7: 15-34).

- II. Modified Tosaki et al. does not teach that the (bumped) surface of capacitor 4 is located less than about 0.1 mm from the (bumped) surface of die 2.
- III. However, it would have been an obvious matter of engineering choice to one of ordinary skill in the art at the time the invention was made to design the chip mounting region of substrate 3 in modified Tosaki et al. such that the thickness of the die/capacitor mounting portion of substrate 3 allows the bumped surface of the capacitor 4 to be located less than about 0.1 mm from the bumped surface of die 2, since such a structure would ensure a short wiring distance in the substrate between the capacitor 4 and die 2, as taught by Tosaki et al., and since it has been held that where the general conditions of a claim are disclosed in the prior art, discovering the optimum or workable ranges involves only routine skill in the art. *In re Aller*, 105 USPQ 233.
- 9. Claims 21-23 are rejected under 35 U.S.C. 103(a) as being unpatentable over Herrell et al. in view of Giri et al.

A) <u>As to Claim 21</u>:

I. Herrell et al. discloses a processor 11 (col.8: 24-29); and a single multilayered single package capacitor 17 coupled to the processor 11 by means of vias extending downward from conductive layers 13 and 14 to the active circuitry on the surface of

processor die 11 (col.5: 34-48) and capable of decoupling a power supply from the processor (col.1: 12-24; col.4: 31-37; col.8: 29-31).

- II. Herrell et al. does not teach that the processor 11 requires at least 5 watts of power to be operable but suggests that processor 11 is a high power processor because it operates at high peak currents of 50-100 Amperes or more (col.4: 31-37).
- III. Giri et al. discloses a high power processor (chip) mounted on substrate 100, the high power processor operating at 50-100 watts (col.5: 22-26).
- IV. Since Herrell et al. and Giri et al. package high performance processors and Herrell et al. operate at 50-100 Amperes or more, then it would have been an obvious matter of engineering choice to one of ordinary skill in the art at the time the invention was made to use a processor 11 in Herrell et al. that requires at least 5 watts of power to be operable, as taught by Giri et al., in order to enable the processor 11 of Herrell et al. to operate at peak currents of 50-100 Amperes or more as disclosed by Herrell et al., and furthermore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to use a processor 11 in Herrell et al. that requires at least 5 watts of power to be operable, as taught by Giri et al., since it has been held that where the general conditions of a claim are disclosed in the prior art, discovering the optimum or workable ranges involves only routine skill in the art. *In re Aller*, 105 USPQ 233.
- B) As to Claim 22, modified Herrell et al. further discloses that the single multilayered single package capacitor 17 is capable of being mounted on a substrate by a plurality of solder bumps 16 (Fig. 1; col.4: 38-42).

Art Unit: 2827

C) <u>As to Claim 23</u>, modified Herrell et al. further discloses that the single multilayered single package capacitor 17 is capable of being mounted on a substrate using a controlled collapse chip connection (C4) (col.6: 14-25).

D) As to Claim 39, modified Herrell et al. further discloses that the single multilayered single package capacitor 17 comprises barium titanate (col.10: 29-32).

Allowable Subject Matter

- 10. Claims 15, 33 and 34 would be allowable if base Claim 15 is rewritten or amended to overcome the objection set forth in this Office action.
- 11. Claims 30-32, 35-36, 37-38 and 40 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.
- 12. The following is a statement of reasons for the indication of allowable subject matter:

As to Claims 15, 33 and 34, patentability resides in a capacitor including a plurality of plated through holes coupling at least four conductive layers embedded in a dielectric to a plurality of connection sites, in combination with the other limitations of base Claim 15.

As to Claims 30-32, patentability resides in that *the capacitor comprises* palladium, in combination with the other limitations of the broadest claim, Claim 30.

Application/Control Number: 10/075,659

Art Unit: 2827

As to Claims 35-36, patentability resides in that the capacitor comprises a plurality of dielectric sheets having at least two different thicknesses, in combination with the other limitations of the broadest claim, Claim 35.

As to Claims 37-38, patentability resides in that the capacitor includes a high voltage site surrounded by four low voltage sites, in combination with the other limitations of the broadest claim, Claim 37.

As to Claim 40, patentability resides in that the single multilayered single package capacitor comprises platinum, in combination with the other limitations of the claim.

13. As allowable subject matter has been indicated, applicant's reply must either comply with all formal requirements or specifically traverse each requirement not complied with. See 37 CFR 1.111(b) and MPEP § 707.07(a).

Response to Arguments

14. Applicant's arguments filed May 05, 2003 have been fully considered but they are not persuasive.

A) Regarding Claims 13 and 14:

Although not explicitly discussed in the Specification of Herrell et al., layer 12 is not an undefined element in the embodiment of the invention depicted in Fig. 1; rather, layer 12 is depicted and numbered in the figure with the intention of disclosing its function inferentially, as is clear from the <u>evidence provided in Herrell et al.</u> as cited in the Examiner's rejection. Specifically, layer 12 is contemplated by Herrell et al. to play a

Application/Control Number: 10/075,659

Art Unit: 2827

functional role in the package of the Fig. 1 embodiment, that role being to perform the same *inherent* support and electrical isolation of the disclosed vias as does the analogous layer 22 <u>and</u>, *inherently*, to provide the necessary insulation between electrode 13 of the capacitor 17 and the circuitry on the active surface of die 11. The Examiner's rejection is based on the evidence provided in the prior art and the Examiner's conclusions drawn directly therefrom. Hence, the Applicant's assertion that the Examiner has taken "Official Notice" in the rejection is false and inappropriate.

As does the Applicant (see Specification, p.7, lines 17-23), Herrell et al. also solves the same problem of reducing the inductance between the capacitor 17 and die 11, as indicated in the Examiner's rejection. The Examiner takes the position that Herell et al. provides evidence sufficient to warrant the above rejection setting forth the obviousness of the dielectric thickness range (i.e., "between about 0.05mm and about 0.1mm") based on engineering choice and the cited case law. The Examiner's rejection is based on the evidence provided in the prior art and the Examiner's engineering conclusions drawn directly therefrom. Hence, the Applicant's assumption that the Examiner has taken "Official Notice" in the rejection is false and inappropriate.

B) Regarding Claim 16:

Secondary reference Ahn et al. teaches that the two die 20 and 22 may have a variety of functions including, for example, a microprocessor and digital-based communication circuitry and suggests that any functions of the die can be used and combined for meeting the requirements of an application, such as an RF communication system, as indicated in the above rejection. The Examiner's rejection is based on the

evidence provided in the prior art and the Examiner's engineering conclusions drawn directly therefrom. Hence, the Applicant's assumption that the Examiner has taken "Official Notice" in the rejection is false and inappropriate.

C) Regarding Claims 18-20:

A new reference, Bhatt et al., has been introduced into the above rejection of Claim 18 in order to modify the secondary reference Naito et al. by the teaching in Bhatt et al. of a filled hole that is also plated, contrary to Applicant's assertion that "[a] filled hole can never be a plated through hole because a plated through hole includes a hole, after plating, and a filled through hole does not include a hole after filling." Bhatt et al. clearly teaches that, contrary to Applicant's above-cited assertion, a through hole that is both plated and filled with a conductive filler can easily be formed as is a viable circuit structure in a multilayer circuit substrate (see Bhatt et al., col.4: 50-col.5: 12, especially col.4: 59-61) that would be beneficial in the multilayer circuit structure of the capacitor in Naito et al., as established in the above rejection.

D) Regarding Claims 21-23:

Herrell et al. clearly teaches, in Fig. 1, a single multilayered single package capacitor 17 coupled to the processor 11 by means of vias extending downward from conductive layers 13 and 14 to the active circuitry on the surface of processor die 11 (col.5: 34-48), as indicated in the rejection above. The dielectric layer 12 is not required by Claim 21 and is therefore not addressed as a limitation. However, even if layer 12 was a limitation required by Claim 21, it is not merely an "undefined" layer, as the Applicant asserts; rather, it is inferentially defined, as indicated in the rejection of Claim

13 (see section 5, above) and the corresponding Remarks concerning Claim 13 in part A) of the present section, above, wherein the Examiner establishes that the above-mentioned vias are mechanically supported and electrically isolated by layer 12, and that layer 12 further provides, *inherently*, the insulation between electrode 13 of the capacitor 17 and the circuitry on the active surface of processor die 11, said insulation being necessary to avoid unwanted "short circuits" between the capacitor electrode 13 and the circuitry on the active surface of processor die 11, thus enabling the proper functioning of the package. Again, the Examiner's rejection is based on the evidence provided in the prior art and the Examiner's engineering conclusions drawn directly therefrom. Hence, the Applicant's assumption that the Examiner has taken "Official Notice" in the rejection is false and inappropriate.

E) Regarding the new Claims 30-40:

Claims 30, 35, 37 and 40 were found to be allowable and Claim 39 was rejected.

Claims 31-32 depend from Claim 30, Claim 36 depends from Claim 35, Claim 38

depends from Claim 37. Accordingly, Claims 31-32, 36 and 38 are allowable for the same reasons as Claims 30, 35 and 37, respectively.

Conclusion

15. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Regarding the Examiner's finding of allowable subject matter in dependent Claims 30 and 40 (see section 12, above), palladium (Pd) and platinum (Pt) are well-

known in the art as chemically inert (noble) metals and <u>Yamamoto et al. (US 5,781,255)</u> specifically discloses that palladium (Pd) cannot be anodized to produce an oxide layer (col.2: 25-28). The primary reference (Herrell et al.) relied upon for the rejections of base Claims 13 and 21, above, teaches that the metal layers of the capacitor should be metals that form oxides, and in particular, oxides having relatively high dielectric constants (Herrell et al., col.10: 21-29).

16. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

17. Any inquiry concerning this communication or earlier communications from the examiner should be directed to John B. Vigushin whose telephone number is 703-308-1205. The examiner can normally be reached on 8:30AM-5:00PM Mo-Fri.

Art Unit: 2827

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, David L. Talbott can be reached on 703-305-9883. The fax phone numbers for the organization where this application or proceeding is assigned are 703-308-7382 for regular communications and 703-308-7382 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-308-0956.

John B. Vigushin Examiner Art Unit 2827

jbv July 24, 2003

> DAVID L. TALBOTT SUPERVISORY PATENT EXAMINER

TECHNOLOGY CENTER 2000